


### FEATURES

- LVPECL, LVDS, HCSL output available
- Femto second integrated phase jitter (98fs typical at 12KHz to 20MHz)
- Superior Phase Noise (-149 dBc/Hz at 100kHz and -157dBc/Hz at 10MHz offset)
- 2.5x2.0mm, 3.2x2.5mm, 5.0x3.2mm, 7.0x5.0mm available



### General Specifications at Ta= +25°C

Model	EHPEK	EHDEK	EHCEK
Output Logic	LVPECL	LVDS	HCSL
Available Frequency Range	13.5 MHz ~ 60MHz 90MHz ~ 220MHz	13.5 MHz ~ 60 MHz 90 MHz ~ 220 MHz	13.5 MHz ~ 60 MHz 90 MHz ~ 220 MHz
Supply Voltage	--	+2.5V ± 10%	+2.5V ± 10%
	+3.3V ±10%	+3.3V ± 10%	+3.3V ± 10%
Output Load - (V <sub>DD</sub> )	50Ω V <sub>DD</sub> -2.0V Or Thevenin equivalent	100Ω between output and complimentary output	50Ω to ground on each output
Rise Time / Fall Time (20%~80% of waveform)	0.2 nsec (typ.)	0.2 nsec (typ.)	0.5 nsec (typ.)
	0.4 nsec (max.)	0.4 nsec (max.)	0.8 nsec (max.)
Current Consumption	38mA (typ.), 60mA (max.)	15mA (typ.), 35mA (max.)	32mA (typ.), 40mA (max.)
Output Logic "High", "1"	V <sub>DD</sub> - 103 (min.), V <sub>DD</sub> - 0.88(max.)	1.4V (typ.), 1.6V (max.)	0.5V (min.), 0.9V (max.)
Output Logic "Low", "0"	V <sub>DD</sub> - 1.81 (min.), V <sub>DD</sub> - 1.52(max.)	0.9V (min.), 1.1V (typ.)	-0.15V (min.), 0.15V (max.)
Output Swing (single-end)	400mV (min.)	250mV (min.)	500mV (min.)

Frequency Stability Codes	Frequency Stability over Operating Temperature Range	±25ppm	±50ppm	±100ppm	If non-standard, please enter desired stability after "C" or "I".  For Example "C20" is +20ppm over -10°C to 80°C "I30" is +30ppm over -40°C to 85°C
	Commercial (-10°C to +70°C)	A	B	C	
	Industrial (-40°C to +85°C)	D	E	F	

Startup Time	1.0 msec. (Typ.), 5.0 msec (max.)						
Duty Cycle	50% ±5%						
Storage Temperature	-55°C to +150°C						
Aging at Ta = 25C	±3ppm (max.) first year						
RMS Jitter (12kHz to 20MHz)	Freq. Output < 100MHz: 350fs (typ.), [50Hz, 3.3V, LVDS]						
	Freq. Output > 100MHz: 98fsec (typ.), [156.250MHz, 3.3V, LVDS]						
Phase Noise [DBc/Hz (typ.)]	Offset	100Hz	1kHz	10kHz	100kHz	1MHz	10MHz
	50MHz	-104	-134	-147	-153	-152	-157
	156.250MHz	-93	-123	-140	-149	-152	-157
Output Enable/Disable Function	Enable	70% (min.) of V <sub>DD</sub> to enable output Enable time: 5 msec (max.)					
	Disable	30% (max.) of V <sub>DD</sub> to disable output Disable current: 10uA (max.) [OE<=0.3V], Disable time: 0.2 usec (max.)					

Outline Dimensions (in mm), suggested pad layout, and test circuits

<p><b>[EH_EK226]</b></p> <p>Top View: 2.5 ± 0.1, 2.0 ± 0.1 Bottom View: 0.6, 0.6, 0.85, 0.6 Land Pattern: 0.6, 0.85, 0.6 Side View: 1.0 ± 0.1</p> <p>Pad Connections: Pad 1: OE Pad 2: No Connection Pad 3: Ground Pad 4: Output Pad 5: Complementary Pad 6: Supply Voltage</p>	<p><b>[EH_EK326]</b></p> <p>Top View: 3.2 ± 0.1, 2.5 ± 0.1 Bottom View: 0.6, 0.6, 1.2, 0.8, 0.6 Land Pattern: 0.6, 0.9, 1.1, 2.4, 0.6 Side View: 1.0 ± 0.1</p> <p>Pad Connections: Pad 1: OE Pad 2: No Connection Pad 3: Ground Pad 4: Output Pad 5: Complementary Pad 6: Supply Voltage</p>	
<p><b>[EH_EK536]</b></p> <p>Top View: 5.0 ± 0.15, 3.2 ± 0.15, 6, 5, 4, 1, 2, 3, 0.55, 1.2 ± 0.1 Bottom View: 0.64, 0.9, 0.90, 1.20, 2.54 typ., 2.54, 1.0, 1.3 Land Pattern: 0.9, 1.0, 2.54 Side View: 1.2 ± 0.1</p> <p>Marking</p> <p>Pad Connections: Pad 1: OE Pad 2: No Connection Pad 3: Ground Pad 4: Output Pad 5: Complementary Pad 6: Supply Voltage</p>	<p><b>[EK_EH576]</b></p> <p>Top View: 7.0 ± 0.2, 5.0 ± 0.2, 6, 5, 4, 1, 2, 3, 0.1, 1.2, 1.4, 1.8 max. Bottom View: 5.08, 1.8, 2.0, 1.8, 5.08, 1.8 Land Pattern: 1.8, 2.0, 1.8 Side View: 1.8 max.</p> <p>Marking</p> <p>Pad Connections: Pad 1: OE Pad 2: No Connection Pad 3: Ground Pad 4: Output Pad 5: Complementary Pad 6: Supply Voltage</p>	
<p><b>LVPECL Test Circuit</b></p>	<p><b>LVDS Test Circuit</b></p>	<p><b>HCSL Test Circuit</b></p>

### Part Number Format

EH\_EK part numbers are derived as follows:  
Example: 125.000-25-EHCEK576-1-E

