


FEATURES

- LVDS - LVPECL - CMOS outputs available
- Low phase noise - Low phase jitter
- Internal 0.01µF SMD decoupling capacitor option
- Low Allen deviation
- High Frequency Fundamental Mode Crystal
- Extended Industrial temperature range



OUTLINE & DIMENSIONS



DESCRIPTION

The DFXO series, 7 x 5mm SMD differential output oscillator is designed for applications requiring low jitter and ultra high frequency differential outputs in a small footprint. Offered at frequencies from 20MHz to 300MHz with operation over a wide temperature range (-40° to +105°C). No external decoupling capacitor is required with optional internal capacitor. Designed and manufactured in USA by Statek Inc.

APPLICATIONS

Military & Aerospace

- Avionics
- Communications
- Networking

SPECIFICATION

Frequency Range:	20MHz to 300MHz
Supply Voltage ¹ :	+3.3Volts ±10% (+2.5V ±10% available)
Operating Temperature:	-40° to +85°C
Shock, survival:	5,000g 0.3ms, ½ sine
Vibration, Survival:	20g, 10-2000Hz swept sine

ABSOLUTE MAXIMUM RATINGS

Supply Voltage V _{DD} :	-0.5Volts to 1.6 Volts
Storage Temperature:	-65° to +150°C
Maximum Process Temperature:	260°C for 10 seconds
ESD Protection Human Body Model 2kV.	

TERMINATIONS

Designation	Termination
SM1	Gold Plated (Pb Free)
SM3	Solder dipped
SM5	Solder dipped (Pb Free)

PACKAGING OPTIONS

DFXO: Tray Pack
Tape and Reel per EIA 481

ENABLE/DISABLE OPTIONS (T/N)

There are two Enable/Disable options, T and N. The 'T' version has a Tri-state output and continues to oscillate internally when the output is put into the High Z state. As a result, when re-enabled, the oscillator does not have to restart and output with a stable frequency resumes almost immediately. The 'N' version does not have PIN 2 connected internally and so has no enable/disable function. The following table describes the Enable/Disable option 'T'.

	ENABLE (Pin 1 High)	DISABLE (Pin 1 Low)
Output Oscillator	Frequency Output Oscillates	High Z State Oscillates
Current	Normal	Lower than normal

SPECIFICATIONS TABLE *Parameters listed are at T_{AMB} 25°C unless otherwise stated.*

Parameter	Symbol	Units	Tightest	Standard	Maximum	Conditions/Comments
Frequency Stability		ppm	±75	±100	±150	-40° to +105°C
		ppm	±25	±50	±100	-40° to +85°C
Ageing		ppm		±5		First year, dependant upon frequency
Calibration Tolerance		ppm	±25	±50	±100	@25°C, other tolerances available
Frequency Tolerance (Total)		ppm	±25	±50	±100	-40° to +85°C

LVDS Output Parameter	Symbol	Units	Minimum	Typical	Maximum	Conditions/Comments
Output Differential Voltage	V _{DD}	mV	247	355	454	
VDD Magnitude Change	ΔV _{DD}	mV	-50		50	
Output High Voltage	V _{OH}	V		1.4	1.6	RL = 100Ω (See Figure 2.)
Output Low Voltage	V _{OL}	V	0.9	1.1		
Offset Voltage	V _{OS}	V	1.125	1.2	1.375	
Offset Magnitude Change	ΔV _{OS}	mV	0	3	25	
Power-off Leakage	I _{OXD}	μA		±1	±10	V _{OUT} =V _{DD} or GND (V _{DD} =0V)
Short Circuit Current (Output)	I _{OSD}	mA		-6	-8	
Rise Time (Differential Clock)	t _R	ns	0.2	0.7	1	RL = 100Ω 20% to 80% (See Figures 3 & 4)
Fall Time (Differential Clock)	t _F	ns	0.2	0.7	1	
Supply Current (Outputs Loaded)	I _{DD}	mA		30*	80	*Typical for 125MHz
Duty Cycle (Output Clock)		%	40		60	@1.25V

LVPECL Output Parameter	Symbol	Units	Minimum	Typical	Maximum	Conditions/Comments
Output High Voltage			V _{DD} -1.025			RL = 50Ω to (V _{DD} - 2V) See Figure 5.)
Output Low Voltage					V _{DD} -1.620	
Rise Time	t _R	ns		0.6	1.5	20% to 80% (See Figure 6)
Fall Time	t _F	ns		0.5	1.5	20% to 80% (See Figure 6)
Supply Current (Outputs Loaded)	I _{DD}	mA			100	
Duty Cycle (Output Clock)		%	40		60	@V _{DD} -1.3V


CMOS Output Parameter	Symbol	Units	Minimum	Typical	Maximum	Conditions/Comments
Short Circuit Current		mA		±50		
Output Drive Current (CMOS)	I _{OH} I _{OL}	mA	20	25		V _{OH} = V _{DD} - 0.4V, V _{DD} = 3.3V V _{OL} = 0.4V, V _{DD} = 3.3V
Rise/Fall Time (CMOS)	t _R /t _F	ns		1.5		10% to 90% 3.3V, 15pF
Output Load (CMOS)	CL	pF			15	(See Figure 1)
Supply Current (Outputs Loaded)	I _{DD}	mA			40	200MHz maximum
Duty Cycle (Output Clock)	%		40		60	@50% V _{DD}

Timing Jitter

Jitter (Integrated) (LVDS)	ps	0.3	0.4	125MHz (12kHz to 20MHz RMS)
Jitter (Period) (LVDS)	ps	2		125MHz (10,000 cycles RMS)

Phase Noise - 125MHz	Offset Frequency	@10Hz	@100Hz	@1kHz	@10kHz	@100kHz
Typical (LVDS)	dBc/Hz	-85	-110	-133	-143	-148

HOW TO ORDER DFXO OSCILLATORS



ALTERNATIVELY





Figure 1.



Note: a 0.1µF bypass capacitor between VDD and GND pins as close as possible is recommended to minimise power supply line noise.

Figure 2.




Figure 3.




Figure 5.




Figure 4.




Figure 6.

